

**80 CHANNEL SEGMENT DRIVER FOR LCD DOT MATRIX LCD**

The KS0104 is a LCD driver LSI which is fabricated by low power CMOS high voltage process technology. This device consists of 80 bit bidirectional shift register, 80 bit data latch and 80 bit driver (refer to fig 1).

**FUNCTION**

- Dot matrix LCD segment driver with 80 channel output
- Input/Output signal
  - Input: 4 bit parallel display data, control pulse from controller and bias voltage (V<sub>1</sub>, V<sub>3</sub>, V<sub>4</sub>, V<sub>EE</sub>)
  - Output: 80 channel waveform for LCD driving.
- Power down function to make power consumption low.

**FEATURES**

- Power supply voltage: +5V ± 10%
- Supply voltage for display: -8~-28V(V<sub>EE</sub>-V<sub>DD</sub>)
- Parallel data processing (4 bit)

- Applicable LCD duty:  $\frac{1}{64} \sim \frac{1}{256}$
- Interface

driver	
COM	SEG (cascade)
KS0083, KS0103	Other KS0104

- High voltage CMOS process
- 100 QFP and bare chip available.

**BLOCK DIAGRAM**





Fig 1. KS0104 Functional block diagram



PIN CONFIGURATION





Fig. 2. 100 QFP Top View

**MAXIMUM ABSOLUTE LIMIT** (Ta=25°C)

Characteristic	Symbol	Value	Unit
Power supply voltage	V <sub>DD</sub>	-0.3~6.0	V
Driver supply voltage	V <sub>LCD</sub>	0~30	V
Input voltage	V <sub>IN</sub>	-0.3~V <sub>DD</sub> +0.3	V
Operating temperature	T <sub>opr</sub>	-20~+85	°C
Storage temperature	T <sub>stg</sub>	-55~+150	°C

Voltage greater than above may result in damage to the circuit.



2

**ELECTRICAL CHARACTERISTICS**

**DC Characteristics** (V<sub>DD</sub>=5V±10%, V<sub>SS</sub>=0V, Ta=25°C, C<sub>L</sub>=15pF)

Characteristic	Symbol	Test Condition	Min	Typ	Max	Unit
Operating Voltage	V <sub>DD</sub>	—	4.5	—	5.5	V
	V <sub>DD</sub> -V <sub>EE</sub>	—	8	—	28	
Input Voltage (*1)	V <sub>IH</sub>	—	0.8V <sub>DD</sub>	—	—	V
	V <sub>IL</sub>	—	—	—	0.2V <sub>DD</sub>	
Input Current (*1)	I <sub>IH</sub>	V <sub>IH</sub> =V <sub>DD</sub> , V <sub>DD</sub> =5.5V	—	—	1	μA
	I <sub>IL</sub>	V <sub>IH</sub> =0V, V <sub>DD</sub> =5.5V	—	—	-1	
Output Voltage (*2)	V <sub>OH</sub>	I <sub>O</sub> =-0.2mA, V <sub>DD</sub> =4.5V	V <sub>DD</sub> -0.4	—	—	V
	V <sub>OL</sub>	I <sub>O</sub> =0.2mA, V <sub>DD</sub> =4.5V	—	—	0.4	
On resistance (*3)	R <sub>ON</sub>	V <sub>DD</sub> -V <sub>EE</sub> =23V, V <sub>DD</sub> =4.5V *4 IVn-Vol=0.25V	—	2	4	kΩ
Supply current (*5)	I <sub>DD</sub> SBY	CL2=1MHz	Display data is not processing		200	μA
	I <sub>DD</sub> I	V <sub>DD</sub> =5.5V	Display data is processing		3	mA
	I <sub>V</sub>	V <sub>DD</sub> -V <sub>EE</sub> =26V	Current on V1, V3, V4 V <sub>EE</sub> pins		±100	μA
Input capacitance	C <sub>I</sub>	f=1MHz	—	5	—	pF

- \*1: Applicable pin; CL<sub>1</sub> CL<sub>2</sub>, EI, E0, D<sub>0</sub>-D<sub>3</sub> SHL, DISPOFF, M
- \*2: Applicable pin; EI, E0
- \*3: Applicable pin; S<sub>1</sub>-S<sub>80</sub>
- \*4: V<sub>n</sub>=V<sub>DD</sub>-V<sub>EE</sub>, V<sub>3</sub>=13/15 (V<sub>DD</sub>-V<sub>EE</sub>), V<sub>4</sub>=2/15 (V<sub>DD</sub>-V<sub>EE</sub>), V<sub>DD</sub>=V<sub>1</sub>
- \*5: Display data 1010-M=40Hz.



AC CHARACTERISTICS ( $V_{DD}=+5\pm 10\%$ ,  $V_{SS}=0V$ ,  $T_a=+25^\circ C$ ,  $C_L=15pF$ )

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Unit
Clock frequency	$f_{CL}$	Duty=50%	3.4	—	—	MHz
Clock, pulse width	$t_w$		100	—	—	ns
Clock rise/fall time	$t_{CT}$		—	—	50	
Data set-up time	$t_{SU}$		50	—	—	
Data hold time	$t_{DH}$		80	—	—	
Clock-CL <sub>1</sub> time	$t_{CL}$		200	—	—	
CL <sub>1</sub> set-up time	$t_{CSU}$		90	—	—	
CL <sub>1</sub> -clock time	$t_{CK}$		200	—	—	
Propagation delay time	$t_{PHL}$	$\overline{E}O$ Output	—	—	224	
		$\overline{E}I$ Output	—	—	224	
EO, EI set-up time	$t_{PSU}$	$\overline{E}O$ Input	70	—	—	
		$\overline{E}I$ Input	70	—	—	




Fig. 3. Timing characteristic

PIN DESCRIPTION

Pin(No)	Input output	name	Function	Interface																				
V <sub>DD</sub> (40)		Power supply	For logical circuit (+5V±10%)	Power																				
V <sub>SS</sub> (42)			0V (GND)																					
V <sub>EE</sub> (33)			For LCD drive circuit																					
V <sub>1</sub> , V <sub>3</sub> V <sub>4</sub> , (34-36)	Input	LCD driver output voltage level	Bias supply voltage terminals to drive the LCD. Bias voltage divided by the resistance is usually used as supply voltage source. (refer to note 1)	Power																				
S <sub>1</sub> ~S <sub>80</sub> (1-30, 51-100)	output	LCD driver output	Display data output pin which corresponds to the respective latch contents. One of V <sub>1</sub> , V <sub>3</sub> , V <sub>4</sub> and V <sub>EE</sub> is selected as a display driving voltage source according to the combination of the latched data level and M signal (refer to; note 2)	LCD																				
CL2 (47)	input	data shift clock	Clock pulse input for the 4 bit parallel shift register. The data is shifted to 80 bit shift register at the falling edge of the clock pulse. The clock pulse, which was input when the ENABLE F/F is not active condition, is invalid.	controller																				
M (38)	input	alternate signal for LCD driver output	Alternate signal input pin for LCD driving. Normal frame inversion signal is input	controller																				
CLI (49)	input	data latch clock	The signal for latching the shift register contents is input to this terminal. CL1 pulse "H" level initializes ENABLE F/F.	controller																				
DISPOFF (39)	input	output level control	Control input pin for display data output level (S <sub>1</sub> ~S <sub>80</sub> ). V <sub>1</sub> level is output from S <sub>1</sub> ~S <sub>80</sub> terminal during "L" level input. LCD becomes non-selected by V <sub>1</sub> level output from every output of segment drivers and every output of common drivers.	controller																				
SHL(41)	Input	Data interface	<p><math>\overline{E}O</math> and <math>\overline{E}I</math> can be used as either input terminal or output terminal according to the condition of SHL. The shifting direction of each data, D<sub>0</sub>~D<sub>3</sub>, the I/O condition of <math>\overline{E}O</math> and <math>\overline{E}I</math>, and the condition of SHL are described in the table below. (refer to note 3)</p> <table border="1"> <thead> <tr> <th>pin</th> <th>I/O</th> <th>SHL</th> <th>Display data shift direction</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td><math>\overline{E}O</math></td> <td>Input</td> <td rowspan="2">L</td> <td rowspan="2">                     D<sub>0</sub>: S<sub>1</sub>→S<sub>5</sub>→S<sub>77</sub>                      D<sub>1</sub>: S<sub>2</sub>→S<sub>6</sub>→S<sub>78</sub>                      D<sub>2</sub>: S<sub>3</sub>→S<sub>7</sub>→S<sub>79</sub>                      D<sub>3</sub>: S<sub>4</sub>→S<sub>8</sub>→S<sub>80</sub> </td> <td>Input terminal to ENABLE F/F of KS0104</td> </tr> <tr> <td><math>\overline{E}I</math></td> <td>Output</td> <td>Output terminal of ENABLE F/F. <math>\overline{E}I</math> is connected to next KS0104's <math>\overline{E}O</math> when the KS0104's are connected in series (cascade connection)</td> </tr> <tr> <td><math>\overline{E}I</math></td> <td>Input</td> <td rowspan="2">H</td> <td rowspan="2">                     D<sub>0</sub>: S<sub>80</sub>→S<sub>76</sub>→S<sub>4</sub>                      D<sub>1</sub>: S<sub>79</sub>→S<sub>75</sub>→S<sub>3</sub>                      D<sub>2</sub>: S<sub>78</sub>→S<sub>74</sub>→S<sub>2</sub>                      D<sub>3</sub>: S<sub>77</sub>→S<sub>73</sub>→S<sub>1</sub> </td> <td>Input terminal to ENABLE F/F of KS0104</td> </tr> <tr> <td><math>\overline{E}O</math></td> <td>Output</td> <td>Output terminal of ENABLE F/F. <math>\overline{E}O</math> is connected to next KS0104's <math>\overline{E}I</math> when the KS0104's are connected in series (cascade connection)</td> </tr> </tbody> </table>	pin	I/O	SHL	Display data shift direction	Description	$\overline{E}O$	Input	L	D <sub>0</sub> : S <sub>1</sub> →S <sub>5</sub> →S <sub>77</sub> D <sub>1</sub> : S <sub>2</sub> →S <sub>6</sub> →S <sub>78</sub> D <sub>2</sub> : S <sub>3</sub> →S <sub>7</sub> →S <sub>79</sub> D <sub>3</sub> : S <sub>4</sub> →S <sub>8</sub> →S <sub>80</sub>	Input terminal to ENABLE F/F of KS0104	$\overline{E}I$	Output	Output terminal of ENABLE F/F. $\overline{E}I$ is connected to next KS0104's $\overline{E}O$ when the KS0104's are connected in series (cascade connection)	$\overline{E}I$	Input	H	D <sub>0</sub> : S <sub>80</sub> →S <sub>76</sub> →S <sub>4</sub> D <sub>1</sub> : S <sub>79</sub> →S <sub>75</sub> →S <sub>3</sub> D <sub>2</sub> : S <sub>78</sub> →S <sub>74</sub> →S <sub>2</sub> D <sub>3</sub> : S <sub>77</sub> →S <sub>73</sub> →S <sub>1</sub>	Input terminal to ENABLE F/F of KS0104	$\overline{E}O$	Output	Output terminal of ENABLE F/F. $\overline{E}O$ is connected to next KS0104's $\overline{E}I$ when the KS0104's are connected in series (cascade connection)
pin	I/O			SHL	Display data shift direction	Description																		
$\overline{E}O$	Input			L	D <sub>0</sub> : S <sub>1</sub> →S <sub>5</sub> →S <sub>77</sub> D <sub>1</sub> : S <sub>2</sub> →S <sub>6</sub> →S <sub>78</sub> D <sub>2</sub> : S <sub>3</sub> →S <sub>7</sub> →S <sub>79</sub> D <sub>3</sub> : S <sub>4</sub> →S <sub>8</sub> →S <sub>80</sub>	Input terminal to ENABLE F/F of KS0104																		
$\overline{E}I$	Output					Output terminal of ENABLE F/F. $\overline{E}I$ is connected to next KS0104's $\overline{E}O$ when the KS0104's are connected in series (cascade connection)																		
$\overline{E}I$	Input			H	D <sub>0</sub> : S <sub>80</sub> →S <sub>76</sub> →S <sub>4</sub> D <sub>1</sub> : S <sub>79</sub> →S <sub>75</sub> →S <sub>3</sub> D <sub>2</sub> : S <sub>78</sub> →S <sub>74</sub> →S <sub>2</sub> D <sub>3</sub> : S <sub>77</sub> →S <sub>73</sub> →S <sub>1</sub>	Input terminal to ENABLE F/F of KS0104																		
$\overline{E}O$	Output	Output terminal of ENABLE F/F. $\overline{E}O$ is connected to next KS0104's $\overline{E}I$ when the KS0104's are connected in series (cascade connection)																						
$\overline{E}O$ , $\overline{E}I$ (31,50)	Input Output																							


2

PIN DESCRIPTION (continued)

Pin(No)	Input Output	name	Function	Interface																				
D0~D3 (43-46)	Input	PIN	I/O	SHL	Data direction																			
		EO	Input	L																				
		EI	Output																					
		EI	Input	H																				
		Display data input	<p>Display data input pins for 4 bit parallel shift register and its input synchronized with the clock pulse.</p> <p>The combination of D0~D3 level, M signal, Display data output level and the display on the LCD panel is described on the table below.(DISPOFF=H)</p> <table border="1"> <thead> <tr> <th>D0~D3</th> <th>M</th> <th>Display data output level</th> <th>Display on the LCD</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>V<sub>3</sub></td> <td>OFF</td> </tr> <tr> <td>H</td> <td>L</td> <td>V<sub>1</sub></td> <td>ON</td> </tr> <tr> <td>L</td> <td>H</td> <td>V<sub>4</sub></td> <td>OFF</td> </tr> <tr> <td>H</td> <td>H</td> <td>V<sub>EE</sub></td> <td>ON</td> </tr> </tbody> </table>	D0~D3	M	Display data output level	Display on the LCD	L	L	V <sub>3</sub>	OFF	H	L	V <sub>1</sub>	ON	L	H	V <sub>4</sub>	OFF	H	H	V <sub>EE</sub>	ON	controller
D0~D3	M	Display data output level	Display on the LCD																					
L	L	V <sub>3</sub>	OFF																					
H	L	V <sub>1</sub>	ON																					
L	H	V <sub>4</sub>	OFF																					
H	H	V <sub>EE</sub>	ON																					

**\*NOTE 1**

The below figure shows when the bias voltage is divided by the resistor (1/15 Bias, 1/200 Duty)



2

**\*NOTE 2 Truth table**

M	Latched data	DISPOFF	Output level (S <sub>1</sub> -S <sub>80</sub> )
L	L	H	V3
L	H	H	V1
H	L	H	V4
H	H	H	VEE
X	X	L	V1


\*NOTE 3

- $\overline{E}O$  and  $\overline{E}I$  pins working as input terminals.  
ENABLE F/F stops Display Data In at "H" level input. ENABLE F/F starts Display data In at "L" level input.
- $\overline{E}O$  and  $\overline{E}I$  pins working as output terminals.  
These terminals are set to the "H" level immediately after ENABLE F/F is initialized by the load pulse. Upon completion of 80-bit serial/parallel conversion using the shift clock input from the CL2 terminal, these terminals are then set to the "L" level.  
The operation of ENABLE F/F is terminated and held unchanged until the next load pulse is detected.  
(For cascade connection, refer to the application circuit drawing.)

POWER DOWN FUNCTION

In order to reduce the power consumption, in case of cascade connection, KS0104 has a "power down function".


$\overline{E}I$	Enable input	Enable	L
		Disable	H
$\overline{E}O$	Enable output	$\overline{E}O$ of N th driver is connected to $\overline{E}I$ of (N+1) th driver KS0104	



SHL = "H" ( $\overline{E}I$ =input  $\overline{E}O$ =Output)  
First KS0104's  $\overline{E}O$  should be connected to second KS0104's  $\overline{E}I$ .

Fig 4. Timing Characteristics. (cascade connection)






V1=VDD  
 V2=VDD-1/15 VLCD  
 V3=VDD-2/15 VLCD

V4=VDD-13/15 VLCD  
 V5=VDD-14/15 VLCD  
 VLCD=VDD-VEE

2



APPLICATION CIRCUIT





# PACKAGE DIMENSIONS

Dimensions in Millimeters

60-QFP-1414A



64-QFP-1420D



SAMSUNG


ELECTRONICS

215

7964142 0022066 667

# PACKAGE DIMENSIONS

Dimensions in Millimeters




ELECTRONICS

7964142 0022067 5T3

# PACKAGE DIMENSIONS



Dimensions in Millimeters



3

# PACKAGE DIMENSIONS


Dimensions in Millimeters



ELECTRONICS

# PACKAGE DIMENSIONS

Dimensions in Millimeters



3